收藏本站
Core Configuration
Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)
Bit
Number
Bit Name
Reset
Value
Description
18–17
DPR[1–0]
OMR - CDP[1–0]
CP[1–0]
Core Priority
cont.
00
00
00
00
01
10
11
00
01
10
11
xx
xx
xx
0 (lowest)
1
2
3 (highest)
DMA accesses have higher priority than core
accesses
DMA accesses have the same priority as core
accesses
DMA accesses have lower priority than core
accesses
If DMA priority > core priority (for example, if CDP = 01, or CDP = 00 and
DPR > CP), the DMA performs the external bus access first and the core waits for the
DMA channel to complete the current transfer.
If DMA priority = core priority (for example, if CDP = 10, or CDP = 00 and
DPR = CP), the core performs all its external accesses first and then the DMA channel
performs its access.
If DMA priority < core priority (for example, if CDP=11, or CDP = 00 and
DPR < CP), the core performs its external accesses and the DMA waits for a free slot
in which the core does not require the external bus.
In Dynamic Priority mode (CDP = 00), the DMA channel can be halted before
executing both the source and destination accesses if the core has higher priority. If
another higher-priority DMA channel requests access, the halted channel finishes its
previous access with a new higher priority before the new requesting DMA channel is
serviced.
16
DCON
0
DMA Continuous Mode Enable
Enables/disables DMA Continuous mode. When DCON is set, the channel enters the
Continuous Transfer mode and cannot be interrupted during a transfer by any other DMA
channel of equal priority. DMA transfers in the continuous mode of operation can be
interrupted if a DMA channel of higher priority is enabled after the continuous mode transfer
starts. If the priority of the DMA transfer in continuous mode (that is, DCON = 1) is higher
than the core priority (CDP = 01, or CDP = 00 and DPR > CP), and if the DMA requires an
external access, the DMA gets the external bus and the core is not able to use the external
bus in the next cycle after the DMA access even if the DMA does not need the bus in this
cycle. However, if a refresh cycle from the DRAM controller is requested, the refresh cycle
interrupts the DMA transfer. When DCON is cleared, the priority algorithm operates as for the
DPR bits.
DSP56311 User’s Manual, Rev. 2
4-30
Freescale Semiconductor
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT